**MOTOROLA** 


M6800 TWO-PHASE **CLOCK GENERATOR/DRIVER** 

> SCHOTTKY MONOLITHIC INTEGRATED CIRCUIT


Intended to supply the non-overlapping  $\phi$ 1 and  $\phi$ 2 clock signals required by the microprocessor, this clock generator is compatible with 1.0, 1.5, and 2.0 MHz versions of the MC6800. Both the oscillator and high capacitance driver elements are included along with numerous other logic accessory functions for easy system expansion.

Schottky technology is employed for high speed and PNP-buffered inputs are employed for NMOS compatibility. A single +5 V power supply, and a crystal or RC network for frequency determination are required.





ORDERING INFORMATION				
Device	Temperature Range	Package		
MC6875L	0 to +70°C	Ceramic		
MC6875AL	-55 to +125°C	DIP		



### MAXIMUM RATINGS (Unless otherwise noted TA = 25°C.)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	+7.0	Vdc
Input Voltage		+5.5	Vdc
Operating Ambient Temperature Range MC6875L MC6875AL	TA	0 to +70 -55 to +125	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Operating Junction Temperature	TJ	175	°C

### NOTE:

Operation of the MC6875AL over the full military temperature range (to maximum T<sub>A</sub>) will result in excessive operating junction temperature.

The use of a clip on 16 pin heat sink similar to AAVID Engineering, Inc., Model 5007 (R<sub>6</sub>CA = 18°C/W) is recommended above  $T_A \approx 95^{\circ}C$ .

### RECOMMENDED OPERATING CONDITIONS

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	+4.75 to +5.25	Vdc

Contact AAVID Engineering, Inc. 30 Cook Court Laconia, New Hampshire 03246 Tel. (603) 524-4443

### **ELECTRICAL CHARACTERISTICS**

(Unless otherwise noted specifications apply over recommended power supply and temperature ranges.

Typical values measured at  $V_{CC}$  = 5.0 V and  $T_A$  = 25°C.)

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage - High Logic State		1 1		1	
MPU $\phi$ 1 and $\phi$ 2 Outputs		1 1		1 1	V
$(V_{CC} = 4.75 \text{ V}, I_{OHM} = -200 \mu\text{A})$	VOHM	VCC - 0.6	_	1 }	
(V <sub>CC</sub> = 5.25 V, I <sub>OHMK</sub> = +5.0 mA)	VOHMK			V <sub>CC</sub> + 1.0	
Bus $\phi$ 2 Output					
(V <sub>CC</sub> = 4.75 V, I <sub>OHB</sub> = -10 mA)	VOHB	2.4	-		
(V <sub>CC</sub> = 5.25 V, I <sub>OHBK</sub> = +5.0 mA)	VOHBK			V <sub>CC</sub> + 1.0	
4 x fo Output	١.,	1 1		_	V
$(V_{CC} = 4.75 \text{ V}, V_{IH} = 2.0 \text{ V}, I_{OH4X} = -500 \mu\text{A})$	V <sub>OH4X</sub>	2.4		<del>                                     </del>	
2 x fo, DMA/Refresh Grant and Memory Clock Outputs	Voн	2.4	_	-	V
(V <sub>CC</sub> = 4.75 V, l <sub>OH</sub> = -500 μA)		<del>   </del>		+ +	
Reset Output	Vohã	2.4	-	-	V
$(V_{CC} = 4.75 \text{ V}, V_{IH} = 3.3 \text{ V}, I_{OHR} = -100 \mu\text{A})$				<u> </u>	
Output Voltage — Low Logic State					
MPU φ1 and φ2 Outputs					V
(V <sub>CC</sub> = 4.75 V, I <sub>OLM</sub> = +200 μA)	VOLM	-	_	0.4	
$(V_{CC} = 4.75 \text{ V, } I_{OLMK} = -5.0 \text{ mA})$	VOLMK	l - i	-	-1.0	
Bus $\phi$ 2 Output					V
(V <sub>CC</sub> = 4.75 V, I <sub>OLB</sub> = +48 mA)	VOLB	- 1		0.5	
(V <sub>CC</sub> = 4.75 V, I <sub>OLBK</sub> = -5.0 mA)	VOLBK	1 - 1		-1.0	
4 x fo Output		1		T	V
$(V_{CC} = 4.75 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OL4X} = 16 \text{ mA})$	VOL4X		-	0.5	
2 x fo, DMA/Refresh Grant and Memory Clock Outputs	VOL	T -		0.5	٧
(V <sub>CC</sub> = 4.75 V, I <sub>OL</sub> = 16 mA)					
Reset Output	VOLR		_	0.5	٧
$(V_{CC} = 4.75 \text{ V}, V_{IL} = 0.8 \text{ V}, I_{OLR} = 3.2 \text{ mA})$				il	
Input Voltage - High Logic State					V
Ext. In, Memory Ready and DMA/Refresh Request Inputs	VIH	2.0	_	-	
Input Voltage — Low Logic State					V
Ext. In, Memory Ready and DMA/Refresh Request Inputs	VIL	-	-	0.8	
Input Thresholds - Power-On Reset Input (See Figure 2)					V
Output Low to High	VILH	-	2.8	3.6	
Output High to Low	VIHL	0.8	1.4	- 1	
Input Clamp Voltage MC6875L	Vik	1		-1.0	V
	Į VIK	1 ~		-1.5	•
(V <sub>CC</sub> = 4.75 V, I <sub>IC</sub> = -5.0 mA) MC6875AL	<del></del>	<del>-</del> -			
Input Current — High Logic State	i .	1		0.5	
Ext. In, Memory Ready and DMA/Refresh Request Inputs	11H	1 - 1	_	25	μА
(V <sub>CC</sub> = 4.75 V, V <sub>IH</sub> = 5.0 V)					
Power-On Reset	IHR	-	_	50	μА
(V <sub>CC</sub> = 5.0 V, V <sub>IHR</sub> = 5.0 V)		1			
Input Current - Low Logic State					
Ext. In, Memory Ready and DMA/Refresh Request Inputs	IIL.	-	-	-250	μΑ
(VCC = 5.25 V, VIL = 0.5 V)		j ,			
Power-On Reset Input	ILR	- 1	_	-250	μΑ
(VCC = 5.25 V, VIL = 0.5 V)	1				

### **OPERATING DYNAMIC POWER SUPPLY CURRENT**

Characteristic	Symbol	Min	Тур	Max	Unit
Power Supply Currents					
(V <sub>CC</sub> = 5.25 V, f <sub>osc</sub> = 8.0 MHz, V <sub>IL</sub> = 0 V, V <sub>IH</sub> = 3.0 V)					
Normal Operation	ICCN	_	-	150	mA
(Memory Ready and DMA/Refresh Request Inputs at					
High Logic State)			i		
Memory Ready Stretch Operation	ICCMB.	-	-	135	mA
(Memory Ready Input at Low Logic State;					
DMA/Refresh Request Input at High Logic State)					
DMA/Refresh Request Stretch Operation	<sup>1</sup> CCDR	_	-	135	mA
(Memory Ready Input at High Logic State;					
DMA/Refresh Request Input at Low Logic State)					

### SWITCHING CHARACTERISTICS


These specifications apply whether the Internal Oscillator (see Figure 9) or an External Oscillator is used (see Figure 10). Typical values measured at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ , fo = 1.0 MHz (see Figure 8).


Characteristic	Symbol	Min	Тур	Max	Unit
MPU φ1 AND φ2 CHARACTERISTICS					
Output Period (Figure 3)	t <sub>o</sub>	500	_	_	ns
Pulse Width (Figure 3)	†PWM				ns
(fo = 1.0  MHz)		400	_	_	
(fo = 1.5 MHz)		230	_	-	
(fo = 2.0  MHz)		180	_	_	
Total Up Time (Figure 3)	tUPM				ns
(fo = 1.0 MHz)		900	_	-	l
(fo = 1.5 MHz)	1 1	600	-	_	
(fo = 2.0 MHz)		440			
Delay Time Referenced to Output Complement (Figure 3)					
Output High to Low State (Clock Overlap at 1.0 V)	tPLHM	0	-	-	ns
Delay Times Referenced to 2 x fo (Figure 4 MPU φ2 only)					
Output Low to High Logic State	tPLHM2X	_	-	85	ns
Output High to Low Logic State	tPHLM2X	_	_	70	ns
Transition Times (Figure 3)					
Output Low to High Logic State	tTLHM	_	_	25	ns
Output High to Low Logic State	tTHLM	-	_	25	ns
BUS ¢2 CHARACTERISTICS				1	
Pulse Width — Low Logic State (Figure 4)	tPWLB				ns
(fo = 1.0 MHz)	"****	430		_	1
(fo = 1.5 MHz)		280		_	
(fo = 2.0 MHz)		210	_	_	
Pulse Width — High Logic State	tPWHB				ns
(fo = 1.0 MHz)	'''''	450		-	1
(fo = 1.5 MHz)		295	-	-	1
(fo = 2.0 MHz)		235	. –	_	
Delay Times – (Referenced to MPU φ1) (Figure 4)			1		Ì
Output Low to High Logic State	tPLHBM1				ns
(fo = 1.0 MHz)		480	_	-	
(fo = 1.5 MHz)		320	_	_	
(fo = 2.0 MHz)		240	_	_	1
Output High to Low Logic State	tPHLBM1				
(C <sub>L</sub> = 300 pF)		_	-	25	
(C <sub>L</sub> = 100 pF)				20	
Delay Times (Referenced to MPU φ2) (Figure 4)	-			1	1
Output Low to High Logic State	tPLHBM2	-30	_	+25	ns
Output High to Low Logic State	tPHLBM2	0	-	+40	ns
Transition Times (Figure 4)	<del>-</del>		1	<b>†</b>	† -
Output Low to High Logic State	tTLHB	-	_	20	ns
Output High to Low Logic State	tTHLB	_	-	20	ns

Output High Logic State Output High to Low Logic State Output High to Low Logic State Output High to Low Logic State Transition Times (Figure 4) Output High to Low State  2 x fo CHARACTERISTICS  Delay Times (Referenced to 4 x fo) (Figure 4) Output Low to High Logic State Output High to Low Logic State (fo = 1.0 MHz) (fo = 1.5 MHz) Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State Output Low to High Logic State Output High to Low Logic State Output Low to High Logic State Output High to Low Logic State Output Low to High Logic State Output Low to High Logic State Output Logic State High Input Logic State Figure 6) Low Input Logic State High Input Logic State Output High to Low Logic State Output High to Low Logic State Output High to Low Logic State Output High Low to High Logic State Output High to Low Logic State Figure 7) Output Low to High Logic State Output High to Low Logic State Figure 7) Output Low to High Logic State Figure 7) Output Low to High Logic State Figure 7) Output Low to High Logic State	Characteristic Symbol Min Ty	p Max	Unit
Output Low to High Logic State Output High to Low State Output High to Low State Output Low to High Logic State Output Low to High Logic State Output High to Low Logic State (fo = 1.5 MHz) (fo = 1.5 MHz) Transition Times (Figure 4) Output High to Low Logic State Output Low to High Logic State Output Low to High Logic State Output High to Low Logic State Output Logic State High Input Logic State Up Times (Figure 6) Low Input Logic State High Input Logic State High Input Logic State Up Times (Figure 6) Low Input Logic State Up Time Referenced to Memory Clock (Figure 6) Output Low to High Logic State Output High to Low Logic State Ou	Y CLOCK CHARACTERISTICS		
Output How to High Logic State Output High to Low State Output Low to High Logic State Output Low to High Logic State Output High to Low Logic State (fo = 1.5 MHz) (fo = 1.5 MHz) Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State Output Low to High Logic State Output Low to High Logic State Output Low to High Logic State Output High to Low Logic State Output High to Low Logic State Output Low to High Logic State Output High to Low Logic State Output Logic State Output Logic State High Input Logic State Output High to Low Logic State Output High to Low Logic State Output High to Low Logic State Output High Logic State Output	mes (Referenced to MPU φ2) (Figure 4)		T
Delay Times (Referenced to 2 x fo) (Figure 4) Output Low to High Logic State  Transition Times (Figure 4) Output High to Low Logic State  2 x fo CHARACTERISTICS Delay Times (Referenced to 4 x fo) (Figure 4) Output High to Low Logic State  2 x fo CHARACTERISTICS Delay Times (Referenced to 4 x fo) (Figure 4) Output High to Low Logic State (fo = 1.0 MHz) (fo = 1.0 MHz) (fo = 1.5 MHz)  Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State  1 THL2X  - Output Low to High Logic State  4 x fo CHARACTERISTICS  Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State Output High to Low Logic State  1 THL2X  - Output High to Low Logic State  1 THL2X  - Output High to Low Logic State  1 THL4X  - Output Low to High Logic State Output High to Low Logic State  1 THL4X  - Transition Time (Figure 4) Output Low to High Logic State Output High to Low Logic State  1 THL4X  - Transition Time (Figure 4) Output Low to High Logic State Output High to Low Logic State  1 THL4X  - Output Low to High Logic State  1 THL4X  - Output Low to High Logic State  1 THL4X  - Output Low Logic State  1 THL4X  - Output Logic State  1 THL4X  -	ut Low to High Logic State tPLHCM -50 -	+25	ns
Output High to Low Logic State Output High to Low Logic State Output High to Low Logic State Transition Times (Figure 4) Output Low to High State Output High to Low State  2 x fo CHARACTERISTICS  Delay Times (Referenced to 4 x fo) (Figure 4) Output Low to High Logic State Output High to Low Logic State (fo = 1.0 MHz) (fo = 1.0 MHz) (fo = 1.5 MHz) Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State Output Low to High Logic State Output High to Low Logic State Output Logic State High Input Logic State Output High to Low Logic State FESET CHARACTERISTICS  Delay Time Referenced to Power-On Reset (Figure 7) Output Low to High Logic State Transition Times (Figure 8)	ut High to Low Logic State   †PHLCM 0 —	+40	ns
Output High to Low Logic State Output High to Low Logic State Output High to Low Logic State Transition Times (Figure 4) Output Low to High State Output High to Low State  2 x fo CHARACTERISTICS  Delay Times (Referenced to 4 x fo) (Figure 4) Output Low to High Logic State Output High to Low Logic State (fo = 1.0 MHz) (fo = 1.0 MHz) (fo = 1.5 MHz) Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State Output Low to High Logic State Output High to Low Logic State Output Logic State High Input Logic State Output High to Low Logic State FESET CHARACTERISTICS  Delay Time Referenced to Power-On Reset (Figure 7) Output Low to High Logic State Transition Times (Figure 8)	mes (Referenced to 2 x fo) (Figure 4)		
Output High to Low Logic State  Transition Times (Figure 4) Output Low to High State Output High to Low State  2 x fo CHARACTERISTICS  Delay Times (Referenced to 4 x fo) (Figure 4) Output High to Low Logic State  Pelay Time (Referenced to MPU #1) (Figure 4) Output High to Low Logic State (fo = 1.0 MHz) (fo = 1.5 MHz) Transition Times (Figure 4) Output High to Low Logic State Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State Output High to Low Logic State Transition Time (Figure 4) Output Low to High Logic State Output High to Low Logic State Transition Time (Figure 4) Output Low to High Logic State Output High to Low Logic State Transition Time (Figure 4) Output Low to High Logic State Transition Time (Figure 5) Low Input Logic State Tyn High Transition Time (Figure 5) Low Input Logic State Tyn High Transition Time (Figure 5) Low Input Logic State Tyn High Transition Time (Figure 6) Cow Input Logic State Tyn Transition Time (Figure 6) Cow Input Logic State Transition Time (Figure 6) Cow Input Logic State Transition Time (Figure 6) Cow Input Logic State Transition Time (Figure 6) Countput Logic State Transition Time (Figure 6) Countput Logic State Transition Times (Figure 6) Output Low to High Logic State Transition Times (Figure 6) Output Low to High Logic State Transition Times (Figure 6) Output Low to High Logic State Transition Times (Figure 6) Output Low to High Logic State Transition Times (Figure 6) Output Low to High Logic State Tyn High To Low High Logic State Tyn High To Lo		65	ns
Transition Times (Figure 4) Output Low to High State Output High to Low State  2 x fo CHARACTERISTICS  Delay Times (Referenced to 4 x fo) (Figure 4) Output Low to High Logic State Output High to Low Logic State (fo = 1.0 MHz) (fo = 1.0 MHz) Transition Times (Figure 4) Output High to Low Logic State (fo = 1.5 MHz)  Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State  4 x fo CHARACTERISTICS  Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State Output High to Low Logic State Transition Time (Figure 4) Output Low to High Logic State Output High to Low Logic State Transition Time (Figure 4) Output Low to High Logic State Transition Time (Figure 4) Output Low to High Logic State Transition Time (Figure 4) Output Low to High Logic State Transition Time (Figure 4) Output Low to High Logic State Transition Time (Figure 5) Low Input Logic State High Input Logic State High Input Logic State High Input Logic State Thold Time (Figure 5) Low Input Logic State High Input Logic State Typh Input Logic State High Input Logic State Typh Input Logic State High Input Logic State Typh Input Logic State Output High to Low Logic State Typh Input Input Logic State Typh Input Input Input Input Input	1	85	ns
Output Low to High State Output High to Low State  2 x fo CHARACTERISTICS  Delay Times (Referenced to 4 x fo) (Figure 4) Output High to Low Logic State Output High to Low Logic State PHL2X Output High to Low Logic State Output High to Low Logic State (fo = 1.0 MHz) (fo = 1.5 MHz) (fo = 1.5 MHz)  Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State Output Low to High Logic State Output Low to High Logic State Output High to Low Logic State Output Low to High Logic State Output High to Low Logic State Output High to Low Logic State Output Low to High Logic State Output Low to High Logic State  MEMORY READY CHARACTERISTICS  SET-UP Times (Figure 5) Low Input Logic State High Input Logic State Transition Times (Figure 6) Output Low to High Logic State Output High to Low Logic State  Output Low to High Logic State Output Low to High Logic State Output Low to High Logic State Output Low to High Logic State FESET CHARACTERISTICS  Polay Time Referenced to Power-On Reset (Figure 7) Output Low to High Logic State Transition Times (Figure 7)			T
Output High to Low State  2 x fo CHARACTERISTICS  Delay Times (Referenced to 4 x fo) (Figure 4) Output Low to High Logic State Output High to Low Logic State Output High to Low Logic State  Delay Time (Referenced to MPU #1) (Figure 4) Output High to Low Logic State (fo = 1.0 MHz) (fo = 1.5 MHz)  Transition Times (Figure 4) Output High to Low Logic State Output High to Low Logic State (fo = 1.5 MHz)  Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State  1 ThL2X  4 x fo CHARACTERISTICS  Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State Output High to Low Logic State 1 TPLH4X  Transition Time (Figure 8) Output Low to High Logic State Output High to Low Logic State 1 THL4X  Transition Time (Figure 8) Low Input Logic State High Input Logic State Transition Times (Figure 6) Output Low to High Logic State  Transition Times (Figure 6) Output Low to High Logic State  Transition Times (Figure 6) Output Low to High Logic State  Transition Times (Figure 7) Output High to Low Logic State Transition Times (Figure 7) Transition Times (Figure 7) Transition Times (Figure 7)	· · ·	25	ns
2 x fo CHARACTERISTICS  Delay Times (Referenced to 4 x fo) (Figure 4) Output Low to High Logic State Output High to Low Logic State  1 PLH2X - Output High to Low Logic State (fo = 1.0 MHz) (fo = 1.5 MHz) (fo = 1.5 MHz)  Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State  2 x fo CHARACTERISTICS  Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State Output High to Low Logic State Output Logic State ItsMRL SSet-Up Times (Figure 5) Low Input Logic State High Input Logic State ItsMRL OMA/REFRESH REQUEST CHARACTERISTICS  DMA/REFRESH REQUEST CHARACTERISTICS  Delay Times (Figure 6) Low Input Logic State ItsDRL OMA/REFRESH GRANT CHARACTERISTICS  Delay Times (Figure 6) Coutput Low to High Logic State Output High to Low Logic State ItpLHG Output Logic State ItpLHG Output Low to High Logic State Transition Times (Figure 7) Output Low to High Logic State Output High to Low Logic State Transition Times (Figure 7) Output High to Low Logic State Transition Times (Figure 7) Transition Times (Figure 7)	- I I I I	25	ns
Delay Times (Referenced to 4 x fo) (Figure 4) Output Low to High Logic State Output High to Low Logic State  Delay Time (Referenced to MPU \$\phi\$1) (Figure 4) Output High to Low Logic State  (fo = 1.0 MHz) (fo = 1.5 MHz)  Transition Times (Figure 4) Output Logic State  (trl+2x - 0) Output High to Low Logic State (fo = 1.0 MHz)  Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State  1 TLH2X - 0  4 x fo CHARACTERISTICS  Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State Output High to Low Logic State  1 PLH4X - 1  Transition Time (Figure 4) Output Low to High Logic State Output High to Low Logic State 1 TLH4X - 1  Transition Time (Figure 4) Output Low to High Logic State 1 TLH4X - 1  THL4X - 1  MEMORY READY CHARACTERISTICS  Set-Up Times (Figure 5) Low Input Logic State High Input Logic State 1 tSMRL 55 Low Input Logic State 1 tSMRL 75  Hold Time (Figure 5) Low Input Logic State 1 tSMRL 10  DMA/REFRESH REQUEST CHARACTERISTICS  Set-Up Times (Figure 6) Low Input Logic State 1 tSDRL 65 High Input Logic State 1 tSDRL 65 Low Input Logic State 1 tSDRL 65 TSDRH 75  Hold Time (Figure 6) Low Input Logic State 1 tSDRL 65 TSDRH 75  Hold Time (Figure 6) Coutput Logic State 1 tPLHG - 15 Transition Times (Figure 6) Output Low to High Logic State 1 tPLHG - 25  Transition Times (Figure 6) Output Low to High Logic State Output Low to High Logic State 1 tPLHG - 25  Transition Times (Figure 6) Output Low to High Logic State Output High to Low Logic State 1 tPLHR - 25  Transition Times (Figure 6) Output Low to High Logic State Output High to Low Logic State Transition Times (Figure 6) Output Low to High Logic State Output High to Low Logic State Transition Times (Figure 7) Output Low to High Logic State Transition Times (Figure 7) Transition Times (Figure 7) Transition Times (Figure 7)			
Output Low to High Logic State Output High to Low Logic State Output High to Low Logic State  Delay Time (Referenced to MPU #1) (Figure 4) Output High to Low Logic State (fo = 1.0 MHz) (fo = 1.5 MHz)  Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State  **Yell **A **In **In **In **In **In **In **In			Υ
Delay Time (Referenced to MPU #1) (Figure 4) Output High to Low Logic State (fo = 1.0 MHz) (fo = 1.5 MHz) Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State Output Low to High Logic State Output High to Low Logic State Output High Input Logic State High Input Logic State High Input Logic State High Input Logic State Output Hogic State High Input Logic State High Input Logic State Output Logic State High Input Logic State Output Logic State High Input Logic State Unput Logic State Figure 6) Low Input Logic State Unput Logic State Unput Logic State Figure 6) Low Input Logic State Unput Logic State Unput Logic State Figure 6) Output Low to High Logic State Output Low to High Logic State Output Low to High Logic State The Grape 6) Output Low to High Logic State Output Low to High Logic State The Grape 6) Output Low to High Logic State Output Low to High Logic State The Grape 6) Output Low to High Logic State Output Low to High Logic State The Grape 6) Output Low to High Logic State Output Low to High Logic State The Grape 6) Output Low to High Logic State Output High to Low Logic State The Grape 7 Output Low to High Logic State Output High to Low Logic State Transition Times (Figure 6) Output High to Low Logic State Output High to Low Logic State Transition Times (Figure 7) Output High to Low Logic State Output High to Low Logic State Transition Times (Figure 7) Output High to Low Logic State		50	ns
Delay Time (Referenced to MPU #1) (Figure 4) Output High to Low Logic State (fo = 1.5 MHz) Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State 1 THL2X Output High to Low Logic State Output High to Low Logic State 1 THL2X  4 x fo CHARACTERISTICS  Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State Output High to Low Logic State 1 THL4X  Transition Time (Figure 4) Output Low to High Logic State Output High to Low Logic State 1 THL4X  Transition Time (Figure 4) Output Low to High Logic State Output High to Low Logic State 1 THL4X  TRANSITION TIME (Figure 4) Output Low to High Logic State Output High to Low Logic State 1 THL4X  MEMORY READY CHARACTERISTICS  Set-Up Times (Figure 5) Low Input Logic State High Input Logic State 1 THMRL 10  DMA/REFRESH REQUEST CHARACTERISTICS  Set-Up Times (Figure 6) Low Input Logic State 1 THMRL 10  DMA/REFRESH REQUEST CHARACTERISTICS  Delay Times (Figure 6) Low Input Logic State 1 THDRL 10  DMA/REFRESH GRANT CHARACTERISTICS  Delay Time Referenced to Memory Clock (Figure 6) Output Low to High Logic State 1 THLHG -15 Output Low to High Logic State 1 THLHG -25  Transition Times (Figure 6) Output Low to High Logic State 1 THLHG - TH		I	ns
Output High to Low Logic State (fo = 1.0 MHz) (fo = 1.5 MHz) 220  Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State  4 x fo CHARACTERISTICS  Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State Output High to Low Logic State  7 PLH4X  - Output High to Low Logic State Output High to Low Logic State Transition Time (Figure 4) Output Low to High Logic State Output High to Low Logic State Transition Time (Figure 4) Output High to Low Logic State The Low Logic State Output High to Low Logic State Transition Time (Figure 5) Low Input Logic State High Input Logic State High Input Logic State Town Inpu	ut High to Low Logic State		+
(fo = 1,0 MHz) (fo = 1,5 MHz) (fo = 1,5 MHz)  Output Low to High Logic State Output High to Low Logic State Output High to Low Logic State  Output Low to High Logic State  Output Low to High Logic State  Output Low to High Logic State Output High to Low Logic State Output Logic State Output Logic State Output Logic State High Input Logic State High Input Logic State High Input Logic State Figure 5) Low Input Logic State High Input Logic State Figure 6) Low Input Logic State High Input Logic State High Input Logic State Town Input Logic State High Input Logic State Town Input Logic State High Input Logic State Town Input Low Town Input Logic State Town Input Low Logic State Town Input Lown Input Lown Logic State Town Input Lown Input Lown Input Lown Input Lown Input Lown Input Lown Input	me (Referenced to MPU φ1) (Figure 4)	Ì	
Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State  4 x fo CHARACTERISTICS  Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State  4 x fo CHARACTERISTICS  Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State Output High to Low Logic State  1 phL4x - Output High to Low Logic State Output Low to High Logic State Output High to Low Logic State Output High to Low Logic State Transition Times (Figure 5) Low Input Logic State High Input Logic State High Input Logic State DMA/REFRESH REQUEST CHARACTERISTICS  Set-Up Times (Figure 6) Low Input Logic State High Input Logic State Utput Times (Figure 6) Low Input Logic State Utput Times (Figure 6) Low Input Logic State Utput Logic State Utput Times (Figure 6) Coutput Low to High Logic State Utput Times (Figure 6) Output Low to High Logic State Utput Times (Figure 6) Output Low to High Logic State Utput Times (Figure 6) Output Low to High Logic State Utput Times (Figure 6) Output Low to High Logic State Utput High to Low Logic State Utput Times (Figure 6) Output Low to High Logic State Utput High to Low Logic State Utput High to Low Logic State Utput High to Low Logic State Utput Times (Figure 7) Output Low to High Logic State Utput High to Low Logic State			ns
Transition Times (Figure 4) Output Low to High Logic State Output High to Low Logic State Output High to Low Logic State  4 x fo CHARACTERISTICS  Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State Output High to Low Logic State Output Logic State Figh Input Logic State Figh Input Logic State Output Logic State Output Logic State Figh Input Low to High Logic State Figh Input Low Low Logic State Figh Input Input Low Low Logic State Figh Input Low Low Logic State Figh Input Low Low Logic State Figh Input Input Low Low Logic State Figh Input Input Low Logic State Figh Input Input Low Low Logic State Figh Input Input Low Logic State Figh Input Input Low Logic State Figh Input Input Input Low Logic State Figh Input Input Low Logic State Figh Input	1.0 W1127		1
Output Low to High Logic State Output High to Low Logic State Output High to Low Logic State  4 x fo CHARACTERISTICS  Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State Output High to Low Logic State Output Logic State High Input Logic State High Input Logic State High Input Logic State Output Logic State High Input Logic State High Input Logic State Output Logic State High Input Logic State High Input Logic State High Input Logic State High Input Logic State Output Logic State Under Figure 6) Low Input Logic State Under Figure 6) Coutput Low to High Logic State Under Figure 6) Output Low to High Logic State Untput High to Low Logic State FESET CHARACTERISTICS  Delay Time Referenced to Power-On Reset (Figure 7) Output Low to High Logic State Untput High to Low Logic State Transition Times (Figure 7)  Output Low to High Logic State Transition Times (Figure 7)	= 1.5 MHz) 220	·	+
Output High to Low Logic State  4 x fo CHARACTERISTICS  Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State Output High to Low Logic State  1 PLH4X Cutput High to Low Logic State Output Low to High Logic State Output Low to High Logic State Output High to Low Logic State  Transition Time (Figure 4) Output Low to High Logic State Output High to Low Logic State  MEMORY READY CHARACTERISTICS  Set-Up Times (Figure 5) Low Input Logic State High Input Logic State ItsMRL Tosumer Figure 5) Low Input Logic State  DMA/REFRESH REQUEST CHARACTERISTICS  Set-Up Times (Figure 6) Low Input Logic State High Input Logic State ItsDRL Tosumer Figure 6) Low Input Logic State ItsDRL Tosumer Figure 6) Low Input Logic State ItsDRL Tosumer Figure 6) Coutput Low to High Logic State ItsDRL Tosumer Figure 6) Output Low to High Logic State ItsDRL Transition Times (Figure 6) Output Low to High Logic State ItsDRL Transition Times (Figure 6) Output Low to High Logic State ItsDRL Transition Times (Figure 6) Output Low to High Logic State ItsDRL Transition Times (Figure 6) Output Low to High Logic State ItsDRL Transition Times (Figure 6) Output Low to High Logic State ItsDRL Transition Times (Figure 6) Output Low to High Logic State ItsDRL Transition Times (Figure 7) Output Low to High Logic State ItsDRL Transition Times (Figure 7) Output Low to High Logic State ItsDRL Transition Times (Figure 7) Transition Times (Figure 7)	on Times (Figure 4)		1
4 x fo CHARACTERISTICS  Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State Output High to Low Logic State  ESET-UP Times (Figure 5) Low Input Logic State High Input Logic State TSMRL		- 25	ns
Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State Output High to Low Logic State 1 PLH4X Transition Time (Figure 4) Output Low to High Logic State Output Low to High Logic State Output High to Low Logic State Output High to Low Logic State Output High to Low Logic State  MEMORY READY CHARACTERISTICS  Set-Up Times (Figure 5) Low Input Logic State High Input Logic State Hold Time (Figure 5) Low Input Logic State Tymrs (Figure 6) Low Input Logic State High Input Logic State Tymrs (Figure 6) Low Input Logic State Tymrs (Figure 6) Cutput Low to High Logic State Output High to Low Logic State Transition Times (Figure 6) Output Low to High Logic State Tymrs (Figure 6) Output Low to High Logic State Tymrs (Figure 6) Output Low Low Logic State Tymrs (Figure 6) Output Low Low Logic State Tymrs (Figure 6) Output Low to High Logic State Tymrs (Figure 6) Output Low Low Logic State Tymrs (Figure 7) Output Low Logic State Tymrs (Figure 7)	ut High to Low Logic State tTHL2X	- 25	ns
Delay Times (Referenced to Ext. In) (Figure 4) Output Low to High Logic State Output High to Low Logic State 1 PLH4X Transition Time (Figure 4) Output Low to High Logic State Output Low to High Logic State Output High to Low Logic State Output High to Low Logic State Output High to Low Logic State  MEMORY READY CHARACTERISTICS  Set-Up Times (Figure 5) Low Input Logic State High Input Logic State Hold Time (Figure 5) Low Input Logic State Tymrs (Figure 6) Low Input Logic State High Input Logic State Tymrs (Figure 6) Low Input Logic State Tymrs (Figure 6) Cutput Low to High Logic State Output High to Low Logic State Transition Times (Figure 6) Output Low to High Logic State Tymrs (Figure 6) Output Low to High Logic State Tymrs (Figure 6) Output Low Low Logic State Tymrs (Figure 6) Output Low Low Logic State Tymrs (Figure 6) Output Low to High Logic State Tymrs (Figure 6) Output Low Low Logic State Tymrs (Figure 7) Output Low Logic State Tymrs (Figure 7)	HARACTERISTICS		
Output Low to High Logic State Output High to Low Logic State  Transition Time (Figure 4) Output High to Low Logic State  TTLH4X			
Output High to Low Logic State  Transition Time (Figure 4) Output Low to High Logic State Output High to Low Logic State  MEMORY READY CHARACTERISTICS  Set-Up Times (Figure 5) Low Input Logic State High Input Logic State TSMRH T5 Low Input Logic State Town Input Low to High Logic State Town Input Low Low Input State Town Input Low Input State Town Input Low Input State Town Input Sta		- 50	ns
Transition Time (Figure 4) Output Low to High Logic State Output High to Low Logic State Output High to Low Logic State  MEMORY READY CHARACTERISTICS  Set-Up Times (Figure 5) Low Input Logic State High Input Logic State Hold Time (Figure 5) Low Input Logic State  Transition Times (Figure 6) Low Input Logic State High Input Logic State  Transition Times (Figure 6) Output Logic State  Transition Times (Figure 6) Output Logic State  Transition Times (Figure 6) Output Low to High Logic State  Transition Times (Figure 6) Output Low to High Logic State Transition Times (Figure 6) Output Low to High Logic State Transition Times (Figure 6) Output Low to High Logic State Transition Times (Figure 6) Output Low to High Logic State Transition Times (Figure 6) Output Low to High Logic State Transition Times (Figure 6) Output Low to High Logic State Transition Times (Figure 6) Output Low to High Logic State Transition Times (Figure 6) Output Low to High Logic State Transition Times (Figure Figure 7) Output Low to High Logic State Transition Times (Figure 7)		- 30	ns
Output Low to High Logic State Output High to Low Logic State  MEMORY READY CHARACTERISTICS  Set-Up Times (Figure 5) Low Input Logic State High Input Logic State Hold Time (Figure 5) Low Input Logic State Output High to Low Logic State  T SMRL T SMRL T ST SMRH T S S SET-Up Times (Figure 6) Low Input Logic State High Input Logic State T SDRL T		-	1
MEMORY READY CHARACTERISTICS		- 25	ns
MEMORY READY CHARACTERISTICS  Set-Up Times (Figure 5) Low Input Logic State High Input Logic State 1 tSMRL 75  Hold Time (Figure 5) Low Input Logic State  THMRL  DMA/REFRESH REQUEST CHARACTERISTICS  Set-Up Times (Figure 6) Low Input Logic State High Input Logic State 1 tSDRL 75  Hold Time (Figure 6) Low Input Logic State 1 tSDRL 75  Hold Time (Figure 6) Low Input Logic State 1 tDMA/REFRESH GRANT CHARACTERISTICS  Delay Time Referenced to Memory Clock (Figure 6) Output Low to High Logic State 1 tPLHG 10  Transition Times (Figure 6) Output Low to High Logic State 1 tPLHG 1 TTHE THE THE THE THE THE THE THE THE TH	, =	- 25	ns
Set-Up Times (Figure 5) Low Input Logic State High Input Logic State Hold Time (Figure 5) Low Input Logic State  ### 10  ### 1			
Low Input Logic State High Input Logic State High Input Logic State  Hold Time (Figure 5) Low Input Logic State  THMRL  DMA/REFRESH REQUEST CHARACTERISTICS  Set-Up Times (Figure 6) Low Input Logic State High Input Logic State High Input Logic State TSDRL TSDR TSDRL TSDR			
High Input Logic State  Hold Time (Figure 5) Low Input Logic State  THMRL  DMA/REFRESH REQUEST CHARACTERISTICS  Set-Up Times (Figure 6) Low Input Logic State  High Input Logic State  TSDRL  TSDRL  TSDRH  T			ns
Hold Time (Figure 5) Low Input Logic State  DMA/REFRESH REQUEST CHARACTERISTICS  Set-Up Times (Figure 6) Low Input Logic State High Input Logic State  Hold Time (Figure 6) Low Input Logic State  Topic State  Hold Time (Figure 6) Low Input Logic State  Topic State  DMA/REFRESH GRANT CHARACTERISTICS  Delay Time Referenced to Memory Clock (Figure 6) Output Low to High Logic State  Transition Times (Figure 6) Output High to Low Logic State  Transition Times (Figure 6) Output Low to High Logic State  Transition Times (Figure 6) Output Low to High Logic State  Transition Times (Figure 6) Output Low to High Logic State  Transition Times (Figure 6) Output Low to High Logic State  Transition Times (Figure 7) Output Low to High Logic State  Transition Times (Figure 7)	mput Logic State	_	ns
Low Input Logic State   thmRL   10	Imput Logic date -Jimith		+
DMA/REFRESH REQUEST CHARACTERISTICS  Set-Up Times (Figure 6) Low Input Logic State High Input Logic State 1 tSDRL 75  Hold Time (Figure 6) Low Input Logic State 1 tHDRL 10  DMA/REFRESH GRANT CHARACTERISTICS  Delay Time Referenced to Memory Clock (Figure 6) Output Low to High Logic State 1 tPLHG 0-15 Output High to Low Logic State 1 tPHLG -25  Transition Times (Figure 6) Output Low to High Logic State 1 tTLHG - TRESET CHARACTERISTICS  Delay Time Referenced to Power-On Reset (Figure 7) Output High to Low Logic State 1 tPLHR - Transition Times (Figure 7)		_	ns
Set-Up Times (Figure 6) Low Input Logic State High Input Logic State Figure 6) Low Input Logic State Topper Hold Time (Figure 6) Low Input Logic State  Topper Low Input Logic State  DMA/REFRESH GRANT CHARACTERISTICS  Delay Time Referenced to Memory Clock (Figure 6) Output Low to High Logic State Transition Times (Figure 6) Output Low to High Logic State Output High to Low Logic State Transition Times (Figure 6) Output Low to High Logic State Transition Times (Figure 6) Output Low to High Logic State Transition Times (Figure 7)  RESET CHARACTERISTICS  Delay Time Referenced to Power-On Reset (Figure 7) Output Low to High Logic State Typhia Transition Times (Figure 7)	The Logic otto		1115
Low Input Logic State	EFRESH REQUEST CHARACTERISTICS		
High Input Logic State tsDRH 75  Hold Time (Figure 6) Low Input Logic State tthDRL 10   DMA/REFRESH GRANT CHARACTERISTICS  Delay Time Referenced to Memory Clock (Figure 6) Output Low to High Logic State tpHLG -15 Output High to Low Logic State tpHLG -25  Transition Times (Figure 6) Output Low to High Logic State ttpHLG -  RESET CHARACTERISTICS  Delay Time Referenced to Power-On Reset (Figure 7) Output Low to High Logic State tpHLR - Output Low to High Logic State tpHLR - Transition Times (Figure 7)	Times (Figure 6)		
Hold Time (Figure 6) Low Input Logic State  DMA/REFRESH GRANT CHARACTERISTICS  Delay Time Referenced to Memory Clock (Figure 6) Output Low to High Logic State  Transition Times (Figure 6) Output Low to High Logic State  Transition Times (Figure 6) Output Low to High Logic State  Transition Times (Figure 6) Output Low to High Logic State  Transition Times (Figure 6) Output Low to High Logic State  Transition Times (Figure 7)  Delay Time Referenced to Power-On Reset (Figure 7) Output Low to High Logic State  Transition Times (Figure 7)		-   -	ns
Low Input Logic State tHDRL 10  DMA/REFRESH GRANT CHARACTERISTICS  Delay Time Referenced to Memory Clock (Figure 6) Output Low to High Logic State ttpHLG -15 Output High to Low Logic State tpHLG -25  Transition Times (Figure 6) Output Low to High Logic State tTLHG - Output High to Low Logic State tTLHG -  RESET CHARACTERISTICS  Delay Time Referenced to Power-On Reset (Figure 7) Output Low to High Logic State tpHLR - Output High to Low Logic State tpHLR - Transition Times (Figure 7)	Input Logic State tSDRH 75 -		ns
DMA/REFRESH GRANT CHARACTERISTICS  Delay Time Referenced to Memory Clock (Figure 6) Output Low to High Logic State Output High to Low Logic State  Transition Times (Figure 6) Output Low to High Logic State  Trund Tru	me (Figure 6)		1
Delay Time Referenced to Memory Clock (Figure 6)  Output Low to High Logic State  Output High to Low Logic State  Transition Times (Figure 6)  Output Low to High Logic State   tTLHG  TTLHG  TTLHG  TTLHG  TTLHG  TTLHG  TTLHG  THLG  TTHLG  TTHLG  TTHLG  TTHLG  TTHLG  TTHLG  TTHLG  TTHLG  TTHLG  THLG  TTHLG  TTHLG  TTHLG  TTHLG  THLG  TH	Input Logic State thDRL 10	-   -	ns
Delay Time Referenced to Memory Clock (Figure 6)  Output Low to High Logic State  Output High to Low Logic State  Transition Times (Figure 6)  Output Low to High Logic State   tTLHG  TTLHG  TTLHG  TTLHG  TTLHG  TTLHG  TTLHG  THLG  TTHLG  TTHLG  TTHLG  TTHLG  TTHLG  TTHLG  TTHLG  TTHLG  TTHLG  THLG  TTHLG  TTHLG  TTHLG  TTHLG  THLG  TH	FEDESH CRANT CHARACTERISTICS		
Output Low to High Logic State Output High to Low Logic State  Transition Times (Figure 6) Output Low to High Logic State  trung  trung			т
Output High to Low Logic State		- +25	ns
Transition Times (Figure 6) Output Low to High Logic State Output High to Low Logic State  RESET CHARACTERISTICS  Delay Time Referenced to Power-On Reset (Figure 7) Output Low to High Logic State  Transition Times (Figure 7)  Transition Times (Figure 7)		- +15	ns ns
Output Low to High Logic State Output High to Low Logic State  RESET CHARACTERISTICS  Delay Time Referenced to Power-On Reset (Figure 7) Output Low to High Logic State  Transition Times (Figure 7)	THEG		+
Output High to Low Logic State tTHLG   RESET CHARACTERISTICS  Delay Time Referenced to Power-On Reset (Figure 7) Output Low to High Logic State tPLHR - Output High to Low Logic State tPHLR - Transition Times (Figure 7)	-	_ 25	ns
RESET CHARACTERISTICS  Delay Time Referenced to Power-On Reset (Figure 7) Output Low to High Logic State Output High to Low Logic State Transition Times (Figure 7)  Transition Times (Figure 7)		_ 25 _ 25	ns
Delay Time Referenced to Power-On Reset (Figure 7)  Output Low to High Logic State  Output High to Low Logic State  Transition Times (Figure 7)			
Output Low to High Logic State  Output High to Low Logic State  Transition Times (Figure 7)	CHARACTERISTICS		
Output Low to High Logic State  Output High to Low Logic State  Transition Times (Figure 7)	Fime Referenced to Power-On Reset (Figure 7)	1	
Output High to Low Logic State	put Low to High Logic State tPLHR -	- 1000	ns
Transition Times (Figure 7)		- 250	ns
Output Lauren (19th Laufe Conta			
Output Low to High Logic State   TEHR   -	put Low to High Logic State tTLHR -	- 100	ns
Output High to Low Logic State tTHLR -		-   50	ns

	DESCRIPTION O	F PIN FUNCTIONS	
• 4 x f <sub>o</sub>	<ul> <li>A free running oscillator at four times the MPU clock rate useful for a system sync signal.</li> </ul>	• BUS φ2	<ul> <li>— An output nominally in phase with MPU φ2 having MCBT26A type drive capability.</li> </ul>
• 2 x f <sub>0</sub>	<ul> <li>A free running oscillator at two times the MPU clock rate.</li> </ul>	<ul> <li>MEMORY CLOCK</li> </ul>	An output nominally in phase with MPU φ2 which free runs
DMA/REF REQ.	<ul> <li>— An asynchronous input used to freeze the MPU clocks in the φ1 high, φ2 low state for dynamic memory refresh or cycle steal DMA (Direct Memory Access).</li> </ul>	POWER-ON RESE	during a refresh request cycle.  T— A Schmitt trigger input which controls Reset. A capacitor to ground is required to set the desired time constant. Inter-
• REF GRANT	<ul> <li>A synchronous output used to synchronize the refresh or DMA operation to the MPU.</li> </ul>		nal 50 k resistor to VCC. See General Design Suggestions for Manual Reset Operation.
MEMORY READ		• RESET	<ul> <li>An output to the MPU and I/O devices.</li> </ul>
V MILMONT NEAD	the $\phi$ 1 low, $\phi$ 2 high state for slow memory interface.	● X1. X2	- Provision to attach a series resonant crystal or RC network
<ul> <li>MPU φ1</li> <li>MPU φ2</li> </ul>	— Capable of driving the φ1 and φ2 inputs on two MC6800s.	• EXT IN	<ul> <li>Allows driving by an external TTL signal to synchronous the MPU to an external system.</li> </ul>

FIGURE 1 - BLOCK DIAGRAM





# FIGURE 4 — TIMING DIAGRAM FOR NON-STRETCHED OPERATION (Memory Ready and DMA/Refresh Request held high continuously) Ext. In Input Voltage: 0 V to 3.0 V, f = 8.0 MHz, Duty Cycle = 50%, tŢLHEX = TTHLEX = 5.0 ns





FIGURE 5 – TIMING DIAGRAM FOR MEMORY READY STRETCH OPERATION
(Minimum Stretch Shown)
Input Voltage: 3.0 to 0 V, t<sub>THLMR</sub> = t<sub>TLHMR</sub> = 5.0 ns







FIGURE 6 — TIMING DIAGRAM FOR DMA/REFRESH REQUEST STRETCH OPERATION (Minimum Stretch Shown)

Input Voltage: 3.0 to 0 V, tTHLDR = tTLHDR = 5.0 ns



MOTOROLA LINEAR/INTERFACE ICs DEVICE DATA

7-157

# FIGURE 7 — POWER ON RESET Input Voltage: 0 to 5.0 V, f = 100 kHz — Pulse Width = 1.0 µs, tTLH = tTHL = 25 ns






FIGURE 8 - LOAD CIRCUITS



### APPLICATIONS INFORMATION



## FIGURE 10 - TYPICAL RC FREQUENCY versus TEMPERATURE





FIGURE 11 — TYPICAL FREQUENCY versus RESISTANCE FOR C VARIABLE



### **GENERAL**

The MC6875 Clock Generator/Driver should be located on the same board and within two inches of the MC6800 MPU. Series damping resistors of 10-30 ohms may be utilized between the MC6875 and the MC6800 on the  $\phi1$  and  $\phi2$  clocks to suppress overshoot and reflections.

The VCC pin (pin 16) of the MC6875 should be bypassed to the ground pin (pin 8) at the package with a 0.1 µF capacitor. Because of the high peak currents associated with driving highly capacitive loads, an adequately large ground strip to pin 8 should be used on the MC6875. Grounds should be carefully routed to minimize coupling of noise to the sensitive oscillator inputs. Unnecessary grounds or ground planes should be avoided near pin 2 or the frequency determining components. These components should be located as near as possible to the respective pins of the MC6875. Stray capacitance near pin 2 or the crystal, can affect the frequency. The can of the crystal should not be grounded. The ground side of the crystal or the C of the R-C oscillator should be connected as directly as possible to pin 8.

Unused inputs should be connected to VCC or ground.

Memory Ready, DMA/Refresh Request and Power-On
Reset should be connected to VCC when not used.

The External Input should be connected to ground when not used.

### **OSCILLATOR**

A tank circuit tuned to the desired crystal frequency connected between terminals  $X_1$  and  $X_2$  as shown in Figure 12, is recommended to prevent the oscillator from starting at other than the desired frequency. The  $1k\Omega$  resistor reduces the  $\Omega$  sufficiently to maintain stable crystal control. Crystal manufacturers may recommend a capacitance (CL) to be used in series with the crystal for optimum performance at series resonance.

See Figures 9 and 10 for typical oscillator temperature and VCC supply dependence for R-C operation.

FIGURE 12 - OSCILLATOR-CRYSTAL OPERATION





TABLE 1 - OSCILLATOR COMPONENTS

	CIRCUIT	CR		XIMATE ARAMETI	RS	CTS KNIGHTS 400 REIMANN AVE. SANDWICH, IL	McCOY ELECT. CO. WATTS & CHESTNUTS STS. MT. HOLLY SPRING, PA	TYCO CRYSTAL PRODUCTS 3940 W. MONTECITO PHOENIX, AZ
L <sub>T</sub> μH	C <sub>T</sub> pF	R <sub>S</sub> Ohms	Co pF	C <sub>1</sub>	fo MHz	60548 (815) 786-8411	17065 (717) 486-3411	85019 (602) 272-7945
10	150	15-75	3-6	12	4.0	MP-04A * 390 pF	113-31	150-3260
4.7	82	8-45	4-7	23	8.0	MP-080 * 47 pF	113-32	150-3270

FIGURE 13

Inductors may be obtained from: Collegeft, Cary, IL 60013 (312) 639-2361



To precisely time a crystal to desired frequency, a variable trimmer capacitor in the range of 7 to 40 pF would typically be used. Note it is not a recommended practice to tune the crystal with a parallel load capacitance.

The table above shows typical values for  $C_T$  and  $L_T$ , typical crystal characteristics, and manufacturers' part numbers for 4.0 and 8.0 megahertz operation.

The MC6875 will function as an R-C oscillator when connected as shown in Figure 13. The desired output frequency (M $\phi$ 1) is approximately:

Formula 
$$4 \times \text{fo} \approx \frac{320}{\text{C (R+ .27)} + 23}$$

C in picofarads R in K ohms

(See Figure 11)

4 x fo in Megahertz

It would be desirable to select a capacitor greater than 15 pF to minimize the effects of stray capacitance. It is also desirable to keep the resistor in the 1 to 5 k  $\Omega$  range. There is a nominal 270  $\Omega$  resistor internally at X1 which is in series with the external R. By keeping the external R as large as possible, the effects due to process variations of the internal resistor on the frequency will be reduced. There will, however, still be some variation in frequency in a production lot both from the resistance variations, external and internal, and process variations of the input switching thresholds. Therefore, in a production system, it is recommended a potentiometer be placed in series with a fixed R between X1 and X2.

### **POWER-ON RESET**

As the power to the MC6875 comes up, the Reset Output will be in a high impedance state and will not give

a solid VOL output level until VCC has reached 3.5 to 4.0 V. During this time transients may appear on the clock outputs as the oscillator begins to start. This happens at approximately VCC = 3 V. At some VCC level above that, where Reset Output goes low, all the clock outputs will begin functioning normally. This phenomenon of the start-up sequence should not cause any problems except possibly in systems with battery back-up memory. The transients on the clock lines during the time the Reset Output is high impedance could initiate the system in some unknown mode and possibly write into the backup memory system. Therefore in battery backup systems, more elaborate reset circuitry will be required.

Please note that the Power-On Reset input pin of the MC6875 is not suitable for use with a manual MPU reset switch if the DMA/Ref Req or Memory Ready inputs are going to be used. The power on reset circuitry is used to initialize the internal control logic and whenever the input is switched low, the MC6875 is irresponsive to the DMA/Ref Req or Memory Ready inputs. This may result in the loss of dynamic memory and/or possibly a byte of slow static memory. The circuit of Figure 14 is recommended for applications which do not utilize the DMA/Ref Req or Memory Ready inputs. The circuit of Figure 15 is recommended for those applications that do.

FIGURE 14 - MANUAL RESET FOR APPLICATIONS NOT USING DMA/REFRESH REQUEST OR MEMORY READY INPUTS




FIGURE 15 – MANUAL RESET FOR SYSTEMS USING DYNAMIC RAM OR SLOW STATIC RAM IN CONJUNCTION WITH MEMORY READY OR DMA/REFRESH REQUEST INPUTS

